

The diagram illustrates a computer system architecture with two main buses: a **MAIN-BUS** and a **SUB-BUS**.

Main-Bus Components:

- 11 MAIN CPU:** Contains **17 GTE** and **CACHE**.
- 13 MAIN DMAC**
- 12 MAIN MEMORY**
- 14 MDEC**
- 15 GPU:** Outputs **VIDEO SIGNAL**.
- 16 BUS CONTROLLER**
- 18 FRAME BUFFER:** Connected to the GPU.

Sub-Bus Components:

- 23 SUB DMAC**
- 21 SUB CPU**
- 22 SUB MEMORY**
- 24 ROM**
- 30 CD-ROM DRIVER**
- 27 SUBSIDIARY MEMORY**
- 28 INPUT DEVICE:** Includes **CONTROL PAD**, **VIDEO INPUT**, and **AUDIO INPUT**.
- 26 ATM**
- 25 SPU:** Outputs **AUDIO SIGNAL** to **29 SOUND MEMORY**.

Arrows indicate data flow between components and the buses.

FIG.1




FIG.2





FIG.3



FIG.4

FIG.5






FIG.6




FIG. 7




FIG. 8




FIG. 9

007000" 042000900

$P(4,1)$

	A0	A1	A2	A3	A0	. . .
	A4	A5	A6	A7	A4	. . .
	A8	A9	A10	A11	A8	. . .
	A12	A13	A14	A15	A12	. . .
	A0	A1	A2	A3	A0	. . .
	
	

FIG.10




FIG.11




FIG.12




FIG. 13



FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19

09630248 080100




FIG.20




FIG.21




FIG.22




FIG.23




FIG.24




FIG.25